Bao Liu¹, Gang Qu²

Abstract

Hardware is the foundation of security and trust for any security system. However, recent study has revealed that hardware is subject to a number of security risks. Some of the most severe risks come from the VLSI supply chain. Such risks compromise the foundation of any existing security design. In this paper, we present a systematic survey on these security risks and their corresponding mitigation techniques.

Keywords: Security; VLSI; IP Theft; Hardware Trojan.

11. Introduction

A security system is implemented in many lay-2 3 ers. Cryptographic algorithms, including symmetric ci-4 phers, public-key ciphers, and hash functions, form a 5 set of primitives that can be used as building blocks to 6 construct security mechanisms that target specific ob-7 jectives, such as confidentiality, integrity, and availabil-⁸ ity [1]. Rigorous theoretical analysis and design of 9 cryptosystems and security protocols are achieved only 10 based on certain assumptions of low level implemen-11 tation. For example, it is typically assumed that im-12 plementations of cryptographic computations are ideal ¹³ "black boxes" whose internals can neither be observed ¹⁴ nor interfered with by any malicious entity. Specifically, 15 all the existing cryptographic primitives have proofs of 16 security based on two assumptions: (1) read-proof hard-17 ware; that is, hardware that prevents an adversary from ¹⁸ reading anything about the information stored within it; 19 and (2) tamper-proof hardware; that is, hardware that 20 prevents an adversary from changing anything in the 21 information stored within it. However, these assump-22 tions are far from reality. Almost all known security 23 attacks on embedded systems target the implementation ²⁴ rather than taking on the computational complexity of 25 breaking a cryptographic primitive employed in a se-²⁶ curity mechanism [2]. An interesting analogy can be 27 drawn in this regard between a strong cryptographic al-28 gorithm and a highly secure lock on the front door of a

Preprint submitted to Computers & Graphics

²⁹ house. Burglars attempting to break into a house will
³⁰ rarely try all the combinations necessary to pick such a
³¹ lock; they may break in through windows, break a door
³² at its hinges, or rob the owner of a key as they are trying
³³ to enter the house [3].

Further, there is a growing trend in recent years to 34 35 migrate software-based security solutions to hardware-36 based security solutions for much enhanced resistance 37 to software-based security attacks. Such systems range 38 from smartcards to specialized secure co-processing 39 boxes, wherein hardware provides the source of secu-40 rity and trust, e.g., concealing confidential data and pro-41 viding trustworthy computation for a number of secu-42 rity primitives, e.g., platform identification and authen-43 tication, identity, key and certificate management, low-44 level cryptography, I/O access control, safe data storage, 45 and code integrity checking. Famous examples include ⁴⁶ Trusted Platform Module (TPM) [4], ARM TrustZone 47 [5], Microsoft Next Generation Secure Computing Base 48 [6], and academic secure processors such as XOM [7], 49 CODESSEAL [8], AEGIS [9, 10], REM [11], SP [12] 50 and SPEF [13, 14].

All these security solutions are based on the assumption that hardware is trustworthy in possessing all the desired security properties. However, hardware subject to a variety of security risks as recent research has revealed, which compromises the foundation of all the existing security designs. In this paper, we present a systematic review on the security risks in a VLSI supply chain and their respective state-ofthe-art mitigation techniques. We do not cover relatively well studied areas of physical access-based attacks such as side-channel analysis [15, 16] and fault injection [17, 18, 19]. We further focus on Application-

¹B. Liu is with the University of Texas at San Antonio, San Antonio, TX 78249.

 $^{^2 \}mbox{G}.$ Qu is with the University of Maryland, College Park, MD 20742.



Figure 1: VLSI supply chain security risks.

⁶³ Specific Integrated Circuit (ASIC) security, while inter-⁶⁴ ested readers may refer to existing literature on FPGA ⁶⁵ security [20, 21, 22, 23].

The rest of this paper is organized as follows. We present an overview on VLSI supply chain security risks n Section 2 and their state-of-the-art mitigation techpniques in Sections 3 and 4. We conclude in Section 6.

70 2. VLSI Supply Chain Security Risks

Today's semiconductor industry involves multiple 71 72 business entities on a global scale in design, manu-73 facturing, system integration and distribution of VLSI 74 chips and systems. Without an effective security mech-75 anism, a rogue element in this process - such as an 76 IP provider, an IC design house, a CAD company, a 77 foundry, a distributor or a system integrator - can eas-78 ily steal design IPs or tamper with an IC design; there 79 is also a possibility that an outsider adversary steals de-⁸⁰ sign IPs or tampers with the design (Fig. 1). We catego-⁸¹ rize such security risks into two groups: (1) IP theft and ⁸² misuse, where an adversary obtains an IP through an il-⁸³ legal channel or uses the authentic IPs illegally, and (2) 84 IC tamper, where an adversary modifies the functional-85 ity, performance or other features of an IC for various 86 malicious purposes. In terms of the security objectives ⁸⁷ we mentioned in the introduction, IP theft and misuse 88 compromise IP confidentiality; while IC tamper com-89 promises IC design authenticity and integrity. In the ⁹⁰ rest of this section, we will elaborate security risks from ⁹¹ each of the two categories.

92 2.1. IP Theft and Misuse

IC designs and the intellectual properties (IPs) cre-93 ⁹⁴ ated during the design process can be protected legally 95 through the means such as patent, copyright, trademark, 96 and trade secret. Design IPs (such as Verilog code, de-97 sign data, and FPGA configuration bitstream files) can ⁹⁸ also be encrypted to prevent illegal copy or misuse. ⁹⁹ However, IP theft is an easy and very profitable busi-100 ness practice due to the lack of effective law enforce-101 ment mechanisms, and the need of keeping IP easy to 102 use and reuse. Evidently, we have seen rampant IP theft 103 and misuse in semiconductor industry in recent years. ¹⁰⁴ For example, in *over-building*, a contract manufacturer 105 fills an order and continues to build more chips and sell 106 them [23]. In *cloning*, a competitor makes a copy of 107 a design by stealing part or all of a system's intellec-¹⁰⁸ tual property (IP) [23]. In reverse engineering, a com-109 petitor extracts not only all the IPs from a design, but 110 also explicit details on how the design works - by pack-¹¹¹ age removal, delayering, imaging, circuit extraction and 112 analysis - which allows the IPs to be reused, improved, $_{113}$ or disguised to thwart possible legal actions [23, 24].³

One common feature of such attacks is that rogue business entities are driven by profit. They are interested the in IP theft or misuse rather than IP or IC tamper. For example, an IP licensee may misuse an IP for designs that the are not included in the license agreement. This leads the to financial loss for the IP owner without necessarily

³Despite its potential application in IP theft and IC tampering, reverse engineering is a legal practice, e.g., to collect competitor intelligence, determine patent infringements, and detect hardware Trojans [25].

¹²⁰ compromising the authentic design and the end product.
¹²¹ Furthermore, profit-driven attacks such as over-building
¹²² and cloning often happen at a large scale.

123 2.2. IC Tamper

The end products of IP theft and misuse are often 124 125 known as *counterfeits*, which are work-alike or cloned 126 products with illegal use of a brand name. Such coun-127 terfeits are widespread; the United States Department 128 of Defense has identified more than one million suspect 129 counterfeit parts associated with supply chain compro-¹³⁰ mises in two years [26]. Such counterfeit chips may be ¹³¹ made from recycled chips of degraded lifetime, reliabil-132 ity or performance. The most severe form of hardware 133 security risks is that on such counterfeit chips an adver-134 sary may tamper with the genuine design and install a 135 "Trojan horse" component which once triggered acts as 136 a logic bomb or information leak back door [27]. An 137 entire Trojan program may be hidden in hardware, e.g., 138 in a Trojan ROM beside a processor (Figure 4) [28]. An 139 adversary may launch such an attack from a foundry, 140 from a system assembly line, or, anyone who captures 141 a hardware device may replace a genuine chip with a 142 counterfeit chip on a printed-circuit board (PCB). A 143 tampered system may still function as expected for min-144 imum footprint, except that it provides a hidden attack 145 mechanism for knowledgeable attackers. Such IC tam-146 per attacks may evade all the existing security solutions 147 implemented at higher (e.g., software application or op-¹⁴⁸ erating system) levels. For example, the existing static 149 and dynamic code integrity verification techniques de-150 tect tamper in the file system, memory or stack rather 151 than a hardware Trojan [7, 9, 10, 12, 29, 30]. As a re-152 sult, IC tamper attacks compromise a fundamental as-¹⁵³ sumption of the existing security system designs which 154 is the trustworthiness of hardware. They request serious ¹⁵⁵ rethinking on security system design.

IC tamper attacks may not lead to obvious profit, while hidden incentives cannot be ruled out, since posbis sible attackers such as amateur hackers, criminal organizations and nation states have different resources, capacities and incentives. In some cases, IC tamper can be an economically viable practice, for example, installing data-collecting hardware spyware. Due to the potential severity of such attacks and the limitations of the existing countermeasure techniques, the Comprehensive Natos tional Cyber Security Initiative has identified this supply chain risk management problem as a top national priortor ity [31].

The existing VLSI design and verification techniques
 are insufficient in mitigating such security risks and en suring hardware design authenticity, integrity and con-

Table 1: VLSI supply chain security risks and mitigation techniques.

Security Risks	Mitigation Techniques		
Reverse Engineering	Obfuscation		
Over-Building	Watermarking, Fingerprinting,		
	Metering		
Counterfeiting	Fingerprinting, Metering		
Cloning	Watermarking, Fingerprinting		
Tamper (IC Design)	Simulation, Formal Verification,		
	Detection, Obfuscation		
Tamper (IC Chip)	Reverse Engineering,		
	Testing, Side Channel Analysis,		
	Design for Tamper Detection		
	Design for Tamper Prevention		

¹⁷¹ fidentiality. In today's IC industry, once an IC design is ¹⁷² delivered to a foundry, the designers have no effective ¹⁷³ mechanism to prevent IP theft and misuse. The existing ¹⁷⁴ testing techniques only verify if an IC design meets all ¹⁷⁵ the specifications. They do not detect the presence of ¹⁷⁶ any extra functionality which may be a security back-¹⁷⁷ door. Table 1 summarizes the VLSI supply chain secu-¹⁷⁸ rity risks that we know today and their respective state-¹⁷⁹ of-the-art mitigation techniques. We detail each of these ¹⁸⁰ techniques as follows.

181 3. Techniques Against IP Theft and Misuse

182 3.1. Design Obfuscation

Obfuscation is a long-standing problem in computer 183 184 security and cryptography as a potentially very power-185 ful tool against reverse engineering. The classic "black-186 box" definition of obfuscation is to create an implemen-187 tation of a function f that reveals nothing about f except 188 its input-output behavior. Intuitively, a circuit obfus-189 cator O is an efficient algorithm that, given a circuit C ¹⁹⁰ implementing some function f, outputs another circuit ¹⁹¹ O(C) such that (i) (preserving functionality) it computes 192 (perhaps approximately) the same function as f, (ii) 193 (polynomial slowdown) its size is bounded by a given ¹⁹⁴ polynomial p in the size of the original circuit, i.e., $|0| |O(C)| \le p(|C|)$, and, (iii) ("virtual black-box" property) 196 for any efficient adversary that computes some predicate ¹⁹⁷ on O(C), there exists an efficient simulator that com-198 putes the same predicate with black-box access to an ¹⁹⁹ oracle that evaluates f [32, 33, 34].

Recent theoretical studies have shown that, (1) there exist functions that cannot be obfuscated, and (2) there exist functions that can be obfuscated. Barak et al. have shown the existence of (contrived) classes of functions which are not obfuscatable, or, a general purpose obfuscator does not exist [32]. The only positive obfuscation functions, which are Boolean functions 207 that return logic one on exactly one input, for example, a 208 password checker program. Canetti and Wee separately 209 showed how to obfuscate a point function based on a 210 random oracle, e.g., a hash function that hides all details 211 [33, 35]. An obfuscated point function queries the ran-212 dom oracle on an input, and compares the answer with a ²¹³ stored value. For example, a password checker program 214 encrypts an input, and compares the encryption result ²¹⁵ with a stored value, which is an encrypted password. 216 As a result, it achieves the virtual black box property of 217 obfuscation. This scheme is based on a weaker defini-²¹⁸ tion of obfuscation, which says that there is a negligi-219 ble probability to distinguish an adversary circuit based 220 on the obfuscated scheme and a simulator based on a 221 black box of the function. As a result, this obfuscation 222 scheme of point functions cannot be extended to obfus-223 cate arbitrary Boolean functions [34], except some spe-224 cific classes of functions such as d-CNFs [36].

VLSI obfuscation is achievable based on certain special manufacturing technologies, such as split manufacturing, 3D IC integration or embedded reconfigurable logic in ASIC design, which realize the aforementioned "black-box" property. The presence of obfuscated modules does not guarantee that the entire design is obfustated, as the adversary may still gain knowledge on or tamper with the un-obfuscated part of the design. Design obfuscation methods may not stop an adversary, but certainly increase their cost of reverse engineering. To conclude our discussion on obfuscation, we list repse resentative recently proposed circuit obfuscation techniques.

• In split manufacturing, while the logic gates and 238 the interconnects at the lower metal layers are mass 239 produced at an untrusted foundry, the interconnects 240 at the higher metal layers are customized at a later 241 stage at a trusted site in a semi-customized IC man-242 ufacturing technology [37]. An adversary at an un-243 trusted foundry has only black-box access to the 244 upper-layer interconnects. However, an adversary 245 may reconstruct the upper-layer interconnects and 246 the whole design based on subgraph isomorphism 247 [38], and the complexity of doing so can be further 248 reduced based on certain VLSI design objectives, 249 constraints and rules, e.g., minimum wirelength, 250 no combinational loop, and no simultaneous mul-251 tiple driver of any logic signal [39]. 252

In 3D IC integration, among several stacked dies
 mounted on an interposer, a trusted die can be
 manufactured at a trusted foundry while the other
 dies and the interposer may be manufactured at an

Table 2: Comparison of IC design obfuscation techniques by attack resistance and hardware cost.

Obfuscation Techniques	Attack Resistance	Hardware Cost	
Split Manufacturing	Low	Low	
3D IC	High	Medium	
Reconfigurable Logic	High	High	
IC Camouflaging	Low	Medium	
Logic Locking	Low	Low	

untrusted foundry. An adversary at the untrusted foundry has only black-box access to a trusted die.A trusted die contains logic gates besides interconnects. As a result, the complexity for an adversary to re-construct the whole design is much higher than split manufacturing.

- Similarly, certain modules of an ASIC design can be realized in reconfigurable logic. Such reconfigurable logic can be constructed by a customer or system engineer after the manufacturing and supply process. As a result, any supply chain adversary has only black-box access to it [40, 41].
- In IC camouflaging, multiple logic gates are fabricated in identical or similar layout patterns [42, 43]. While even without high resolution microscopy equipment, an adversary can re-construct a logic netlist including camouflaged logic gates at certain computation complexity [44, 45].
- In logic encryption or logic locking, a combinational logic network is augmented by a group of XOR/XNOR logic gates [46, 47], multiplexers combining different logic cones [48], LUTs forming a reconfigurable logic barrier [46], or permuting the logic inputs/outputs [49], such that only applying a specific vector to the augmented inputs leads to the correct logic. Similarly, an FSM can be augmented by a group of extra finite states which form an obfuscated mode, such that only a correct sequence of inputs transit the FSM out of the obfuscated mode and set the FSM to the correct initial state in the normal operation mode [50, 51, 52, 48, 53]. These techniques prevent an adversary from unlawful operation of a device. However, with knowledge on the function of a protected module, e.g., from the design of the rest of the system, an adversary can recover the key, e.g., based on IC testing techniques [40, 41, 54].

Table 3 compares these technques in terms of attack resistance (the computation complexity of the problem

257

258

259

260

261

262

263

264

265

266

267

268

269

270

271

272

273

274

275

276

277

278

279

280

281

282

283

284

285

286

287

288

289

290

291

292



Figure 2: Constraint-based IC watermark embedding and extraction.

²⁹⁶ that an attacker must solve to recover the authentic de-²⁹⁷ sign) and hardware cost.

298 3.2. Digital Watermarking

²⁹⁹ IP and IC watermarking is to secretly convey the in-³⁰⁰ formation on content ownership and IP/IC rights. Com-³⁰¹ pared with steganography, IP and IC watermarking fur-³⁰² ther requires the property of robustness, i.e., being in-³⁰³ feasible to remove or make useless without destroying ³⁰⁴ the IP/IC at the same time. Watermarking has been ³⁰⁵ applied to protect IPs in all forms, including Verilog ³⁰⁶ codes[55], combinational logic [56, 57], sequential cir-³⁰⁷ cuits [58], finite state machines [59] and FPGA designs ³⁰⁸ [60], physical design [61], and CAD tools [62]. A sur-³⁰⁹ vey can be found [63].

Digital watermarking has been widely used for iden-310 311 tification, annotation, and copyright of multimedia data 312 such as text, image, audio, and video. Traditional wa-313 termarking techniques take advantage of the limitation 314 of human visual and auditory system and embed a sig-315 nature to an original data set as minute errors. This 316 actually changes the original data and cannot be di-317 rectly used for the protection of hardware design IPs 318 because the value of design IP relies on its correct func-319 tionality and performance. To solve the problem of 320 embedding digital watermark into IC without chang-321 ing its functionality, a novel constraint-manipulation-322 based methodology was developed in the late 1990's in 323 UCLA. It was first reported in a series of papers in 1998 324 [64, 56, 61, 65, 66, 67] and most of the early results can ³²⁵ be found in a monograph published in 2003 [68].

A constraint-based watermarking technique translates the to-be-embedded signatures into a set of additional design constraints during the design and implementation of an IP to uniquely encode the signatures into the IP (Figure 2). To hide a signature, the designer first creates another set of constraints using his secret key. These constraints are selected in such away that they do not conflict with the constraints in constraints are combined to form an over-constrained stego-problem. The stego-problem, instead of the original problem, is solved to obtain a stego-solution which has the designer's digital watermark embedded. During the design and optimization process, the design with these watermarks will have certain specific properties such as constraints. These properties can designer's ownership, and the designer can regenerdesigner's ownership, and the designer's ownerdesigner's ownership, and the designer's ownerdesigner's owner's owne

Hardware IP watermarking techniques can be catego-349 ³⁵⁰ rized as static and dynamic [60, 63, 70]. In static hard-³⁵¹ ware IP watermarking, the watermark is detected with-³⁵² out running the IP. The dominant techniques are based 353 on including extra constraints which indicate ownership ³⁵⁴ information in solving an optimization problem [69], such as logic optimization [57], place and route [61]. In 356 dynamic hardware IP watermarking, the watermark can 357 only be detected by running the IP. For example, water-358 marks can be embedded in logic don't care conditions 359 [55], a watermarked FSM gives the encrypted owner-³⁶⁰ ship information for a given input vector sequence [71], 361 or, exhibits a unique property for the input vector se-³⁶² guence which is the encrypted ownership information 363 [58].

364 3.3. IC Fingerprinting

IC watermarking embeds a designer's signature into an IC to claim his ownership and IP/IC rights against IP/IC piracy. Such watermarks do not help forensics ses such as tracing a copyright violator who distributed ilgelegal copies. The digital fingerprinting techniques solve this problem by embedding a buyer's signature along with a designer's watermark in an IC design. Both the watermark and the fingerprint are invisible identifiers that are embedded in the design permanently for the purtard pose of IP protection. All copies of an IP share an identical watermark, while each copy of an IP has a unique fingerprint.

Any fingerprinting technique has to address two fun-376 damental problems: (i) how to generate IPs with unique 379 fingerprints effectively and (ii) how to distribute these 380 fingerprinted IPs to the users. While the problem of 381 distributing fingerprinted copies is similar to the well-382 studied problem of distributing other artifacts such as 383 multimedia data, there are several unique challenges 384 in the IP generation problem: How to create a large 385 amount of copies with no duplicated fingerprints? How 386 to keep the overhead or IP quality degradation at min-387 imum? How to minimize the time and complexity of 388 generating multiple fingerprinted IPs (ideally keeping it 389 close to that of designing a single copy)?



Figure 3: Digital fingerprinting by creating logic equivalent IPs. (a) and (b) differ in an interconnect. (c) and (d) differ in a logic gate with a don't care input vector (x = y = 1).

Because of these difficulties, there are much less IC fingerprinting techniques than IC watermarking techniques in literature. Caldwell et al. pioneered in creating fingerprints based on specific VLSI CAD optimization heuristics [70]. They demonstrated IC fingerprinting taking as examples some of the VLSI design related NP-hard problems such as partitioning, Boolean satisfiability (SAT), graph coloring and standard-cell placement problems. These problems are solved by iterative optimization techniques, such that specific constraints similar to those in watermarking can be introduced in terations to create many unique solutions.

A conceptually-different fingerprinting approach for 403 the graph coloring problem is proposed in [72], where 404 the authors effectively add new constraints to a graph by 405 either adding new edges to create cliques or introduc-406 ing new nodes and edges to duplicate existing nodes. 407 This increases the solution space such that solving the 408 problem once leads to creation of multiple unique fin-409 gerprints. A major issue with this approach and that in 410 [70] is that these techniques must be implemented in an 411 early stage of VLSI design. This leads to significant 412 increase in design time and cost. For instance, each fin-413 gerprinted IC must have a different mask, which is im-414 practical given the cost of masks.

425 3.4. IC Metering

IC metering targets another critical security problem IC supply chain: with the asymmetric relationship between an IC design house and an foundry, once a degin house delivers a design to a foundry, the design house will have no control on what the foundry can do wherein an extra volume of chips are fabricated without wherein an extra volume of chips are fabricated without security protocols that enable a design house to achieve post-fabrication control over their ICs" [75].

The basic concepts behind IC metering is to embed a unique tag to each IC and make sure that the tag is under the control of the design house instead of the foundry. Many different types of tags have been proposed and used for hardware metering. They can be categorized tat based on various criteria.

In passive metering, a tag can only be used for chip 443 identification. In active metering, a tag can further en-444 able, disable, or control a chip. Active metering meth-445 ods can be further classified as internally controlled 446 and external controlled based on whether the control 447 is part of the design. Intrinsic metering does not need 448 any help from additional components or design mod-449 ification. Extrinsic metering methods do. Depending 450 whether the tag interacts with the chip's functionality, 451 we have non-functional metering and functional meter-452 ing. Finally, some tags can be reproduced and some 453 cannot which are known as unclonable tags.

The serial number technique is one of the most popufield and earliest device tagging technique. A serial numfield ber can be physically indented on the device or stored for permanently in the memory. These tags are passive, exfield trinsic, non-functional, and reproducible. The fact that for such tags can be reproduced makes it unsuitable to prefor vent IC over-building.

The ICID tag technique was first proposed in 2007 462 [76]. In this technique, a sequence of control signals se-463 lect an array of transistors to drive a capacitive load. The 464 output voltage differs for each chip due to inherent IC 465 manufacturing process variations. Because such vari-466 ations include random and uncontrollable components, 467 An ICID is considered an unclonable tag and thus can 468 be applied against IC over-building.

The ICID tag technique is the first scheme for gentro erating a weak PUF or random chip ID based on protro erating a weak PUF or random chip ID based on protro erations [77]. Other PUF schemes include artro biter, ring oscillator, and SRAM-based [78, 77]. Essentro tally, a PUF is an (at least partly) disordered physical tro be challenged with so-called extertro nal stimuli or challenges *c*, upon which it reacts with

Table 3: Comparison of IC watermarking, fingerprinting and metering techniques by attack resistance, design, verification and hardware costs.

IP-Protecting	Attack	Design	Verification	Hardware
Techniques	Resistance	Cost	Cost	Cost
IC Watermarking	High	Low	Low/High	Low
IC Fingerprinting	High	High	Low/High	Medium
IC Metering	Low	Low	Medium	Low

⁴⁷⁶ corresponding responses *r*. Contrary to standard dig-⁴⁷⁷ ital systems, these responses depend on the micro- or ⁴⁷⁸ nanoscale structural disorder of the PUF. It is assumed ⁴⁷⁹ that this disorder cannot be cloned or reproduced ex-⁴⁸⁰ actly, not even by the PUF's original manufacturer, and ⁴⁸¹ that it is unique to each PUF. Any PUF *P* thus imple-⁴⁸² ments a unique and individual function f_P that maps ⁴⁸³ challenges *c* to responses $r = f_P(c)$ [77, 79]. Such a ⁴⁸⁴ response can be exploited for deriving a standard dig-⁴⁸⁵ ital key that is not stored in the hardware and hard to ⁴⁸⁶ extract, for system identification, or for more complex ⁴⁸⁷ cryptographic protocols such as oblivious transfer (OT), ⁴⁸⁸ bit commitment (BC), or key exchange (KE) [77, 79]. A ⁴⁸⁹ PUF needs to achieve uniqueness, randomness and reli-⁴⁹⁰ ability [80, 78].

491 3.5. Comparison

Table 3 compares IC watermarking, fingerprinting 492 493 and metering technqiues. IC watermarks and finger-494 prints are integrated in IC design, such that an attacker 495 needs to reverse engineer and understand an IC design 496 to remove or forge a watermark or fingerprint. As a 497 result, they have high attack resistance. IC watermark-⁴⁹⁸ ing techniques based on extra design constraints or cir-499 cuitry have a little design and hardware cost. The cost 500 of IC fingerprinting techniques are higher than IC wa-501 termarking techniques because a lot more IC finger-⁵⁰² prints are needed for each customer. Dynamic IC wa-⁵⁰³ termarking/fingerprinting techniques are easy to verify, ⁵⁰⁴ while static IC watermarking/fingerprinting techniques ⁵⁰⁵ require reverse engieering and have a higher cost. IC 506 metering techniques depend on a ICID tag or PUF that 507 is separate from the IC design. As a result, the design 508 and hardware costs for a RFID tag or PUF only count ⁵⁰⁹ for a small percentage of that of a whole chip. How-510 ever, their attack resistances need to be examined case 511 by case. For example, Rührmair et al. discussed many 512 assumptions and limitations of PUF-based techniques in 513 the context of different security protocols [77, 79].

514 4. Techniques Against IC Tamper

We have two groups of IC tamper detection tech-⁵¹⁶ niques. The first group of techniques detect tamper for a ⁵¹⁷ given IC design. The second group of techniques detect ⁵¹⁸ tamper for a given IC chip. We will discuss IC tamper ⁵¹⁹ prevention at last.

520 4.1. IC Design Tamper Detection

This group of techniques address the following prob-522 lem.

⁵²³ **Problem 1 (IC Design Tamper Detection).** *Given an* ⁵²⁴ *IC design (e.g., RTL design in form of Boolean logic* ⁵²⁵ *expression) and its implementation (e.g., logic design in* ⁵²⁶ *form of gate-level netlist or layout design), verify that* ⁵²⁷ *the implementation faithfully realizes the design* with-⁵²⁸ out any additional functionality.

A number of existing techniques address this problem, including Layout Versus Schematic (LVS), formal verification and simulation. However, they do not guarantee hardware Trojan detection, and ongoing research sis producing new techniques. We elaborate as follow.

534 4.1.1. Simulation

Simulation is one of the mainstream IC design verification techniques. However, there are a number of limtations in applying simulation techniques for hardware tamper detection. The existing simulation techniques verify an IC design against its specifications; they do not target IC tamper detection or extra functionality identification. A hardware Trojan may perform an extra task without tampering the authentic functionalities. Further, a hardware Trojan may be triggered by a rare event such a power glitch or IC aging which may not even be modteled in a digital system simulation environment. Withthe out a priori knowledge, the likelihood is minimal for a stra simulator to trigger and detect a hardware Trojan.

548 4.1.2. Formal Verification

Formal verification verifies if an implementation conforms to its specification by a formal (e.g., mathematiforms to its specification by a formal (e.g., mathematiformation (81). This includes equivalence checking and property checking, e.g., of security requirements such as absence of unprotected path from confidential for data. Equivalence checking determines if an implemenformation realizes no more and no less than what is specfield. The "no more" part is exactly needed for Troformation for the existing LVS techniques check the 558 equivalence between an IC layout and its schematic de-559 sign, e.g., based on graph isomorphism. For logic equiv-560 alence between a Boolean logic expression and a gate-⁵⁶¹ level netlist, one can represent both in a canonical form, 562 e.g., Ordered Binary Decision Diagram (OBDD), and ⁵⁶³ check the graph isomorphism of the two OBDDs [82]. ⁵⁶⁴ The OBDD technique achieves a polynomial average 565 runtime for the NP-complete problem which worst case ⁵⁶⁶ runtime remains exponential. However, the complexity 567 of checking functional equivalence of sequential sys-568 tems remains very high: two functional equivalent se-569 quential systems may look very different due to retim-⁵⁷⁰ ing optimization and/or different finite state encodings; 571 while the exponential number of state transition paths 572 leads to the state explosion problem. To mitigate this 573 problem, for a finite state machine, one may represent 574 (1) each finite state in a vector of Boolean variables, (2) 575 all the finite states in a Boolean function which returns 576 true for all the finite state representations in Boolean 577 variable vectors, and (3) all the state transitions xRy in 578 a Boolean function with two sets of Boolean variables, 579 one for state x and the other for state y. The OBDD ⁵⁸⁰ technique can be subsequently applied for equivalence ⁵⁸¹ and property checkings [83]. Such techniques are in the 582 category of symbolic model checking which consist of 583 systematically exhaustive exploration of a mathematical 584 model based on smart and domain-specific abstraction 585 techniques. Symbolic model checking techniques are 586 more scalable than explicit-state model checking tech-⁵⁸⁷ niques which enumerate each reachable state. However, 588 their scalability is still limited.

Another category of formal verification techniques 589 590 are deductive verification. This usually involves de-⁵⁹¹ scribing the subject system and the properties to verify ⁵⁹² in one of the interactive or automatic theorem provers ⁵⁹³ such as HOL [84], Coq [85], PVS [86], etc. Notable ⁵⁹⁴ examples include the four color theorem proof which 595 was based on Coq [87]. Recent techniques include 596 the Proof-Carrying Code (PCC) technique wherein soft-597 ware developer/vendors provide proofs for customer-⁵⁹⁸ specified safety policies in a binary executable [88], and 599 the similar Proof-Carrying Hardware (PCH) framework 600 which is a SAT solver-based combinational equivalence 601 checker between a design specification and a design im-602 plementation on a reconfigurable platform [89, 90], and 603 a new PCH framework which uses the Coq functional ⁶⁰⁴ language [85] for proof construction and leverages the 605 Coq platform for automatic proof validation [91, 92]. 606 These techniques require that the verification engineer 607 have detailed understanding on the system and the prop-608 erties to verify and convey them in formal specification.

609 4.1.3. Redundant Logic and Hard-to-Excite Signal 610 Identification

Even if an implementation is logic equivalent to its 611 612 original design, a hardware Trojan may still be hidden 613 in redundant logic, and could be activated by fault injec-614 tion, e.g., based on perturbation of power supply, clock, 615 or injection of an optical fault [19] or an IC aging sensor 616 [28, 93]. To address this problem, techniques such as 617 Unused Circuit Identification (UCI) have been proposed 618 [94] and improved [95]. Further, ATPG techniques can 619 be leveraged to identify redundant or untestable logic 620 [96]. Because hardware Trojans are supposed to be trig-621 gered by a rare event, another group of techniques locate 622 hard-to-excite signals as candidates of hardware Trojan 623 trigger [97]. These techniques can be combined. For 624 example, Banga and Hsiao proposed a four-step proce-625 dure to locate suspicious logic in third-party IPs: (1) A 626 sequential ATPG technique removes easy-to-detect sig-627 nals. (2) A full-scan N-detect ATPG technique identi-628 fies hard-to-excite and/or propagate signals. (3) To nar-629 row down the list of suspected signals and identify the 630 gates associated with a hardware Trojan, a SAT solver 631 checks equivalence of the suspicious netlist containing 632 the rarely triggered signals against the netlist of the cir-633 cuit exhibiting correct behavior. (4) Finally, clusters of 634 untestable gates in the circuit were determined using the 635 region isolation approach on the suspected signals list 636 [96]. Zhang and Tehranipoor proposed another multi-637 stage approach which includes assertion based verifica-638 tion, code coverage analysis, redundant circuit removal, 639 equivalence analysis and use of sequential Automatic 640 Test Pattern Generation (ATPG) for suspicious signals 641 identification [98]. These techniques do not need an au-642 thentic design as reference. However, these techniques 643 are limited as a hardware Trojan may not be based on 644 redundant logic or a hard-to-excite signal.

645 4.2. IC Chip Tamper Detection

⁶⁴⁶ This group of techniques address the following prob-⁶⁴⁷ lem.

⁶⁴⁸ **Problem 2 (IC Chip Tamper Detection).** *Given an* ⁶⁴⁹ *IC design and an IC chip, verify that the IC chip* ⁶⁵⁰ *faithfully realizes the design* without any additional ⁶⁵¹ functionality.

652 4.2.1. Reverse Engineering

Part of the technical difficulty of the IC chip tamper
detection problem is that a verification engineer may not
even know the design details of a chip. Reverse engineering can be applied to extract the design details of

⁶⁵⁷ a chip, such that the IC design tamper detection tech-⁶⁵⁸ niques in subsection 4.1 can be applied. This method⁶⁵⁹ can detect any tamper by a designer, an IP provider, a⁶⁶⁰ CAD vendor, a system integrator or a distributor. How-⁶⁶¹ ever, an adversary at an untrusted foundry may tamper⁶⁶² with only a few IC chips, while the existing reverse en-⁶⁶³ gineering techniques are destructive: traditional IC re-⁶⁶⁴ verse engineering techniques require decapsulation and⁶⁶⁵ passive layer removal, while new techniques such as X-⁶⁶⁶ ray microscopy damage transistors [24]. As a result,⁶⁶⁷ combination of reverse engineering and IC design tam-⁶⁶⁸ per detection techniques cannot be applied to all the⁶⁶⁹ chips and cannot guarantee detection of hardware tam-⁶⁷⁰ per by an adversary at a foundry.

671 4.2.2. Testing

To detect a hardware Trojan by testing, (1) the testing 672 673 procedure must activate the hardware Trojan, and (2) the 674 activated hardware Trojan leads to a behavior deviation 675 of the VLSI system such as an incorrect output that can 676 be observed. However, neither is easy to achieve. Ac-677 tivating a hardware Trojan is very difficult since a hard-678 ware Trojan can be triggered by a rare event which is 679 unknown to a test engineer [99, 100, 101]. If the hard-680 ware Trojan trigger logic includes an IC aging sensor, 681 the hardware Trojan cannot be activated before the IC 682 is sufficiently aged [28, 93]. Even if a hardware Trojan 683 is activated, the hardware Trojan may still keep a min-684 imum footprint, for example, sending out confidential 685 information in a side channel [102] or by steganography 686 [103] without tampering with the result of any authentic 687 computation in the host system.

688 4.2.3. Side Channel Analysis

Besides IC testing techniques, side channel analysis 689 690 techniques have been proposed for IC tamper detection. 691 These techniques collect IC characterizations in a side 692 channel such as timing performance [104], power con-⁶⁹³ sumption [105], temperature, or electromagnetic emission [106], and find outliers for candidates of tampered 695 chips. These techniques rely on a golden tamper-free 696 reference design which may be achieved by reverse en-⁶⁹⁷ gineering a few chips [106] or by self referencing [107]. 698 However, a few significant problems exist: (1) the sig-699 nificant effect of parametric variations could easily bury ⁷⁰⁰ the effect of a small hardware Trojan; and (2) it is very 701 difficult to activate a hardware Trojan. Without be-702 ing activated, a dormant hardware Trojan has very little ⁷⁰³ footprint, e.g., possibly in leakage [108]. These make 704 side channel analysis very difficult.

705 4.2.4. IC Design for Tamper Detection

Due to the limitations in IC testing and side chanror nel analysis, IC design techniques are needed to facilros itate tamper detection. For example, ring oscillatorbased on-chip sensors are proposed to detect hardware rio Trojan-induced power supply voltage droop [109, 110]. rii The built-in self-authentication (BISA) technique leverrie ages the existing built-in self-test (BIST) techniques rii [109, 111].

Another group of techniques are based on concurrent r15 checking. A variety of concurrent checking techniques r16 are available in the traditional fault-tolerant computing r17 literature [112, 113]. These techniques are appealing for r18 tamper detection because they do not require hardware r19 Trojan activation which is difficult to achieve without a r20 priori knowledge on the hardware Trojan. On the other r21 hand, such techniques are tamper detection but not tamr22 per prevention techniques.

In concurrent checking, a hardware system generates read information bits and check bits, e.g., parity bits, duresplicate of the information bits as in a dual-module redundancy (DMR) scheme, or in a more efficient errordetecting code (EDC) [112, 113]. Checking the consisresponse tency between the information bits and the check bits resplicates runtime errors such as soft errors or adversary rate tency tency tences as a soft errors or adversary rate tency between the information which cannot be derate tences by testing.

At system level, fault tolerant processor design inrain cludes a variety of redundant execution and concurrent rain checking techniques [113]. (1) Lockstepping schemes rain compare internal states (e.g., program control flow [114, rain 115, 116], hardware control signals [117], memory acrain cess [118], and reasonableness of results [119, 120]) in rain each cycle with duplicated program runs in a watchdog rain co-processor. (2) Redundant Multi-Threading (RMT) rain schemes compare only outputs of committed instrucrain tions [121, 122, 123, 124, 125]. (3) EDCC-based rain fault tolerant processors compared with lockrain fault tolerant processors compared with lockrain stepping or RMT [126, 127, 128].

Concurrent checking techniques have been adopted for tamper detection. For example, the TrustNet and DataWatch architectures include on-chip monitors which check the consistency of control signals and data full in a microprocessor [129]. Against remote attacks and physical attacks, e.g., wherein an adversary has physical access to the hardware and can tamper with memory busses or instructions and data stored in memory chips, the DEFENSE architecture includes a FPGA which performs runtime concurrent integrity checking besides encryption and decryption for instruction and data blocks



Figure 4: A code injection hardware Trojan including a Trojan ROM, multiplexers, and trigger logic (red), and a tamper-evident architecture including multiplexers that sample runtime signals including the system time in a round-robin scheme, and a fingerprint generator based on the Matyas-Meyer-Oseas hash function (below the instruction pipeline) in a processor.

⁷⁵⁶ between a processor core and a memory chip [130]. 757 Fetch-time or runtime integrity checking is included in 758 many secure processors such as AEGIS [9, 10], REM 759 [11], SP [12], and SPEF [13, 14] against remote attacks 760 wherein an adversary performs code injection, reuse or 761 data injection or substitution attacks via a communica-762 tion channel. Further against IC tamper attacks such 763 as code injection from a hardware Trojan (Fig. 4 (a)), 764 concurrent checking needs to be applied against run-765 time signals inside an IC chip, and such a checking 766 mechanism needs to be protected from tamper by a sup-767 ply chain adversary, e.g., based on reconfigurable logic, 768 split manufacturing, or reconfigurable resistive RAM 769 (RRAM) switches [131]. For example, the Tamper-770 Evident Architecture (TEA) computes a fingerprint or 771 keyed cryptographic hash for runtime signals during the 772 computation in a hardware system, and verify such a fin-773 gerprint off-chip for computation integrity verification 774 and malicious program detection (Fig. 4). As a result, 775 a supply chain adversary or hardware Trojan (1) can-776 not generate correct check bits or fingerprint for a ma-777 licious program, and (2) cannot tamper with the check-778 ing mechanism [28]. This technique verifies integrity 779 and authenticity of a program run without guarantee-780 ing the integrity and authenticity of the system, e.g., it 781 does not detect a dormant hardware Trojan. The cost of 782 such techniques can be controlled similarly to the exist-783 ing Design for Testability (DFT) techniques [132].

784 4.3. IC Tamper Prevention

Besides tamper detection, we further need tamper rerecovery or self-destruction) and tamper evidence (recording and digital forensics) techniques [20].
A harder problem is tamper prevention. A number of
techniques have been proposed for tamper prevention
with limited effectiveness.

A straightforward solution is IC design obfuscation.
However as we know obfuscation of an entire VLSI system is not possible while some modules may be obfuscated such as based on reconfigurable logic or a trusted
die [40, 41].

Another technique is to obfuscate data or runtime sig-796 ⁷⁹⁷ nals in a hardware system for data confidentiality and 798 tamper prevention. Instruction and data encryption for 799 storage is a common technique, while their decryption ⁸⁰⁰ brings performance cost [7, 8]. Bus scrambling such as ⁸⁰¹ by permutation or XORing with a pseudo-random num-⁸⁰² ber achieves only weak cryptographic strength [101], ⁸⁰³ while achieving stronger cryptographic strength comes 804 with significant cost. Private circuit techniques address 805 the problem of achieving data confidentiality in the $_{806}$ presence of an attacker who can observe at most t sig-⁸⁰⁷ nals in a hardware system at any given time [133, 134]. ⁸⁰⁸ Fascinating progress has been achieved in the field of 809 homomorphic cryptography [135] and secure multi-810 party computation [136, 137], allowing arbitrary com-811 putation based on encrypted data - albeit at a prohibitive ⁸¹² cost for efficient VLSI application.

813 5. Hardware Security Research Trends

Hardware security is under heated research. Ongoing 814 ⁸¹⁵ research development is leading to rapid innovations. 816 We notice several trends in this field: (1) VLSI tech-817 nology development has made some traditional tech-818 niques such as side channel analysis increasingly dif-819 ficult (higher integration leads to a decreasing signal-to-820 noise ratio in cutting-edge technologies for side channel 821 analysis). While this also provides opportunities to de-⁸²² velop new security solutions based on emerging VLSI 823 technologies, for example, for Truly Random Num-824 ber Generation (TRNG) and PUFs. (2) New research 825 trends in system integration such as Internet of Things 826 and Cyber-Physical Systems demand security research 827 for such emerging systems. IoT/CPS are complex sys-828 tems including software, firmware and hardware com-⁸²⁹ ponents. They are expected to be deployed in diverse, 830 dynamic, and potentially hostile environment, such as, 831 for example, an adversary may easily gain physical pos-832 session of an IoT/CPS device, and launch hardware at-833 tacks. The traditional security research addresses secu-⁸³⁴ rity protocols, primitives, and their software implemen-835 tations, while hardware is assumed to be trustworthy. 836 This research gap gives rise to recent hardware security ⁸³⁷ research efforts. (3) From a system perspective, new 838 hardware or system security research works need to be 839 based on more realistic attack models which include as 840 many as possible attack methods. (4) Examining hard-841 ware security solutions in the context of higher level security primitives and protocols such as in [77, 79] ⁸⁴³ provides new perspectives. (5) Examining security so-844 lutions from an economic and/or social perspective is 845 much needed to facilitate security solution deployment ⁸⁴⁶ in the real world because the cost and benefit of security ⁸⁴⁷ techniques are ultimately shared by parties in a supply 848 chain, an industry ecosystem, and a society. Security-849 oriented business management and policy making and 850 enhancement mechanisms are much needed.

Summary 851 **6.**

Hardware security risks such as from a VLSI supply 852 853 chain come under scrutiny only recently. Such security 854 risks compromise the foundation of all existing secu-855 rity designs. Consequently, research on their mitiga-856 tion techniques has been intensive in recent years. In ⁸⁵⁷ this paper, we present a systematic survey on the hard-858 ware security risks from a VLSI supply chain and their 859 state-of-the-art countermeasure techniques. Although significant progress has been made over the years, many ⁸⁶¹ important problems remain open and critical solutions ⁸⁶² missing in this field. We hope that this survey help in-863 crease public awareness to the problem and foster fur-⁸⁶⁴ ther technology development in the field.

865 Acknowledgements

The authors thank NSF support by grant CISE-866 ⁸⁶⁷ 1538418, and anonymous reviewers for their comments.

868 Reference

871

872

873

874

875

876

877

878 879

880

881

882

883

884

885

886

887 888

889

890

891

892 893

894

895

896

897

898

899

900

901

903

904

- [1] B. Schneier, Applied Cryptography: Protocols, Algorithms and 869 Source Code in C, John Wiley and Sons, 1996. 870
 - [2] S. Ravi, A. Raghunathan, S. Chakradhar, Tamper resistance mechanisms for secure embedded systems, in: Intl. Conf. on VLSI Design, 2004.
 - [3] B. Schneier. Security Pitfalls in Cryptography, http://www.schneier.com/essav-pitfalls.html.
 - Trusted Computing Group, Trusted Platform Module (TPM) [4] Specifications. URL http://www.trustedcomputinggroup.org/
 - resources/tpm_main_specification
 - [5] ARM, Building a secure system using trustzone technology, ARM Limited.
 - Microsoft, Next-generation secure computing base. [6] URL http://www.microsoft.com/resources/ngscb/ default.mspx
 - [7] D. Lie, C. Thekkath, M. Mitchell, et al., Architecture support for copy and tamper resistant software, in: Proc. International Conference on Architecture Support for Programming Languages and Operating Systems (ASPLOS-IX), 2000, pp. 168-177
 - [8] O. Gelbart, P. Ott, B. Narahari, R. Simha, A. Choudhary, J. Zambreno, Codesseal: Compiler/fpga approach to secure applications, in: Proc. IEEE Int. Conf. on Intelligence and Security Informatics, 2005, pp. 530-535.
 - G. E. Suh, D. Clarke, B. Gassend, M. van Dijk, S. Devadas, [9] AEGIS: architecture for tamper-evident and tamper-resistant processing, in: Proc. International Conference on Supercomputing, 2003.
 - [10] G. E. Suh, C. W. O'Donnell, I. Sachdev, S. Devadas, Design and implementation of a single-chip secure processor using physical random functions, in: Proc. International Symposium on Computer Architecture, 2004.
- [11] A. M. Fiskiran, R. B. Lee, Runtime execution monitoring 902 (REM) to detect and prevent malicious code execution, in: Proc. IEEE Intl. Conf. Computer Design, 2004.
- 905 [12] R. B. Lee, P. C. S. Kwan, J. P. McGregor, J. Dwoskin, Z. Wang, Architecture for protecting critical secrets in microprocessors, 906 907 in: Proc. International Symposium on Computer Architecture 908 (ISCA), 2005, pp. 2-13.
- [13] D. Kirovski, M. Drinic, M. Potkonjak, Enabling trusted soft-909 ware integrity, in: Proc. 10th Int. Conf. Architecture Support 910 for Programming Languages and Operating Systems, 2002, pp. 911 108 - 120.912
- [14] M. Drinic, D. Kirovski, A hardware-software platform for in-913 trusion prevention, in: Porc. 37th Ann. IEEE/ACM Intl. Symp. 915 Microarchitecture, 2004, pp. 233-242.
- P. C. Kocher, Timing attacks on implementations of Diffie-916 [15] Hellman, RSA, DSS, and other systems, Advances in Cryptology - CRYPTO'96, Lecture Notes in Computer Science V. 918 1109 (1996) 104-113. 919

914

- [16] P. Kocher, J. Jaffe, B. Jun, Differential power analysis, in: Proc. 920 Intl. Cryptography Conf. Advances in Cryptography, 1999, pp. 921 388-397 922
- [17] H. Choukri, M. Tunstall, Handbook of Information Security, 923 924 Volume 3, John Wiley and Sons, 2006.
- S. Skorobogatov, R. Anderson, Optical fault induction attacks, 925 [18] 926 in: Proc. Cryptographic Hardware and Embedded Systems, 2003, pp. 2-12. 927
- 928 [19] J. G. J. van Woudenberg, M. F. Witteman, F. Menarini, Practical optical fault injection on secure microcontrollers, in: Pro-929 ceedings of the 2011 Workshop on Fault Diagnosis and Toler-930 ance in Cryptography, 2011, pp. 91-99. 931
- [20] Altera, Anti-tamper capabilities in FPGA designs. 932
- URL http://www.altera.com/literature/wp/ 933 wp-01066-anti-tamper-capabilities-fpga.pdf/ 934
- S. Drimer, Volatile FPGA design security a survey (2008). 935 [21] URL http://www.saardrimer.com/sd410/papers/ 936 fpga_security.pdf 937
- Microsemi, Overview of data security using microsemi FPGAs 938 [22]
- and SoC FPGAs. 939
- URL http://www.microsemi.com/document-portal/ 940
- doc view/132873-overview-of-data-security-941
- using-microsemi-fpgas-and-soc-fpgas 942
- [23] Microsemi, Overview of design security using microsemi FP-943 GAs and SoC FPGAs. 944
- 945 URL http://www.microsemi.com/document-portal/
- doc_view/132862-overview-of-design-security-946
- using-microsemi-fpgas-and-soc-fpgas 947
- [24] R. Torrance, D. James, The state-of-the-art in IC reverse engi-948 neering, in: Cryptographic Hardware and Embedded Systems -949 CHES 2009, Vol. 5747 of Lecture Notes in Computer Science, 950 2009, pp. 363-381. 951
- 952 [25] Chipworks. [link].

953

- URL http://www.chipworks.com/
- [26] U. S. Senate, Inquiry into counterfeit electronic parts in the 954 department of defense supply chain, report of the committee 955 on armed services (May 21, 2012). 956
- [27] M. Beaumont, B. Hopkins, T. Newby, Hardware tro-957 prevention. detection, countermeasures (a lit-958 jans 959 erature review). DSTO-TN-1012, unclassified. Tech. rep., Department of 960 Australian Government, Defense, Defense Science and Technology Organization, 961
- http://www.dtic.mil/get-tr-doc/pdf?AD=ADA547668 962 (2011).963
- [28] B. Liu, R. Sandhu, Fingerprint-based detection and diagnosis 964 of malicious programs in hardware, IEEE Trans. on Reliability. 965
- [29] R. Elbaz, D. Champagne, C. Gebotys, R. B. Lee, N. Potlapally, 966 967 L. Torres, Hardware mechanisms for memory authentication: A survey of existing techniques and engines, Trans. on Com-968 put. Sci. (2009) 1-22. 969
- 970 [30] R. B. Lee, D. K. Karig, J. P. Mcgregor, Z. Shi, Enlisting hardware architecture to thwart malicious code injection, in: In Pro-971 972 ceedings of the 2003 International Conference on Security in Pervasive Computing, 2003, pp. 237-252. 973
- [31] National Security Council, The Comprehensive National 974 Cybersecurity Initiative. 975
- 976 URL http://www.whitehouse.gov/cybersecurity/
- comprehensive-national-cybersecurity-initiative 977
- [32] B. Barak, O. Goldreich, R. Impagliazzo, S. Rudich, A. Sahai, 978 S. Vadhan, K. Yang, On the (im)possibility of obfuscating pro-979
- grams, in: Proc. International Conference on Cryptography, 980 2001, pp. 1-18. 981 [33] R. Canetti, Towards realizing random oracles: Hash functions 982
- that hide all partial information, in: Proc. International Confer-983 ence on Cryptography, 1997, pp. 455-469. 984

- [34] A. Narayanan, V. Shmatikov, On the limits of point function 985 obfuscation (2006). 986
- URL http://eprint.iacr.org/2006/182 987
- H. Wee, On obfuscating point functions, in: Proc. ACM Symp. 988 [35] the Theory of Computing, 2005. 989
- Z. Brakerski, G. N. Rothblum, Black-box obfuscation for d-[36] 990 991 cnfs, Cryptography ePrint Archieve (2013).
- URL http://eprint.iacr.org/2013/557 992
- 993 [37] IARPA, Trusted integrated chips (TIC), http://www.iarpa.gov/index.php/research-programs/ 994 995 tic/baa(2011).
- F. Imeson, A. Emtenan, S. Garg, M. V. Tripunitara, Secur-[38] 996 ing computer hardware using 3d integrated circuit (ic) tech-997 nology and split manufacturing for obfuscation, in: Proc. 22nd 998 USENIX Security Symposium, 2013, pp. 495-510. 999
- [39] J. Rajendran, O. Sinanoglu, R. Karri, Is split manufacturing 1000 secure, in: Proc. Conference on Design Automation and Test 1001 in Europe, 2013, pp. 1259 - 1264. 1002
- 1003 [40] B. Liu, B. Wang, Embedded reconfigurable logic for ASIC design obfuscation against supply chain attacks, in: Proc. Con-1004 ference on Design Automation and Test in Europe, 2014. 1005
- [41] B. Liu, B. Wang, Reconfiguration-based vlsi design for secu-1006 rity, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.
- [42] L. W. Chow, J. P. Baukus, B. J. Wang, R. P. Cocchi, Camouflag-1009 ing a standard cell based integrated circuit, uS Patent 8,151,235 (2012).
 - URL http://www.google.com/patents/US8151235
- [43] SypherMedia, Circuit camouflage technology: SMI IP protec-1013 tion and anti-tamper technologies (2012). URL http://www.smi.tv/

SMI_SypherMedia_Library_Intro.pdf

- 1017 [44] M. E. Massad, S. Garg, M. V. Tripunitara, Integrated circuit (IC) decamouflaging: Reverse engineering camouflaged ICs 1018 within minutes, in: Proc. of NDSS, 2015. 1019
- [45] J. Rajendran, M. Sam, O. Sinanoglu, R. Karri, Security analy-1020 sis of integrated circuit camouflaging, in: ACM Conference on Computer and Communications Security, 2013, pp. 709-720.
- A. Baumgarten, A. Tyagi, J. Zambreno, Preventing IC piracy [46] 1023 using reconfigurable logic barriers, IEEE Design and Test of Computers (2010) 66 - 75. 1025
- [47] J. Roy, F. Koushanfar, I. Markov, EPIC: Ending piracy of in-1026 tegrated circuits, in: Proc. Conference on Design Automation 1027 and Test in Europe, 2008, pp. 1069 - 1074. 1028
 - [48] R. S. Chakraborty, S. Bhunia, HARPOON: an obfuscationbased SoC design methodology for hardware protection, IEEE Trans. Computer-Aided Design 28(10) (2009) 1493-1502.
- [49] J. A. Roy, F. Koushanfar, I. L. Markov, Protecting bus-based 1032 hardware IP by secret sharing, in: Proc. ACM/IEEE Design Automation Conf., 2008, pp. 846-851.
- 1035 [50] Y. M. Alkabani, F. Koushanfar, Active hardware metering for intellectual property protection and security, in: Proc. USENIX Security Symposium, 2007, pp. 291 - 306.
- [51] R. S. Chakraborty, S. Bhunia, Hardware protection and authen-1038 tication through netlist level obfuscation, in: Proc. IEEE Intl. 1039 Conf. Computer-Aided Design, 2008, pp. 674-677. 1040
 - [52] R. S. Chakraborty, S. Bhunia, Security against hardware Trojan through a novel application of design obfuscation, in: Proc. IEEE Intl. Conf. Computer-Aided Design, 2009, pp. 113-116.
- [53] A. R. Desai, M. S. Hsiao, et al., Interlocking obfuscation for 1044 anti-tamper hardware, in: CSIIRW, 2012, pp. 1-4.
- [54] J. Rajendran, Y. Pino, O. Sinanoglu, R. Karri, Security analysis 1046 of logic obfuscation, in: Proc. ACM/IEEE Design Automation 1047 Conf., 2012, pp. 83 – 89. 1048
- L. Yuan, R. Pari, G. Qu, Soft IP protection: Watermarking [55] 1049

1007

1008

1010

1011

1012

1014

1015

1016

1021

1022

1024

1029

1030

1031

1033

1034

1036

1037

1041

1042

1043

- HDL source codes, in: 6th Information Hiding Workshop, 1050 2004, pp. 224-238 105
- [56] A. B. Kahng, J. Lach, W. H. Mangione-Smith, S. Mantik, I. L. 1052 Markov, M. Potkonjak, P. Tucker, H. Wang, G. Wolfe, Wa-1053 termarking techniques for intellectual property protection, in: 1054 Proc. ACM/IEEE Design Automation Conf., 1998 1055
- [57] A. B. Kahng, J. Lach, W. H. Mangione-Smith, S. Mantik, 1056 I. L. Markov, M. Potkonjak, P. Tucker, H. Wang, G. Wolfe, 1057 1058 Constraint-based watermarking techniques for design intellectual property protection, IEEE Trans. Computer-Aided Design 1059 20(10) (2001) 1236-1252. 1060
- [58] A. L. Oliverira, Robust techniques for watermarking sequen-1061 tial circuit designs, in: Proc. ACM/IEEE Design Automation 1062 Conf., 1999, pp. 837-842. 1063
- [59] L. Yuan, G. Qu, Information hiding in finite state machine, in: 1064 6th Information Hiding Workshop, 2004, pp. 340-354. 1065
- A. K. Jain, L. Yuan, P. R. Pari, G. Ou, Zero overhead wa-[60] 1066 termarking technique for fpga designs, in: Proc. Great Lakes 1067 1068 Symp. VLSI, 2003, pp. 147–152.
- [61] A. B. Kahng, S. Mantik, I. L. Markov, M. Potkonjak, P. Tucker, 1069 H. Wang, G. Wolfe, Robust ip watermarking methodologies 1070 for physical design, in: Proc. ACM/IEEE Design Automation 1071 Conf., 1998, pp. 782-787. 1072
- L. Yuan, G. Qu, A. Srivastava, VLSI CAD tool protection by [62] 1073 birthmarking design solutions, in: Proc. Great Lakes Symp. 1074 1075 VLSI, 2005, pp. 341-344.
- A. T. Abdel-Hamid, S. Tahar, M. Aboulhamid, A survey on IP [63] 1076 watermarking techniques, Design Automation for Embedded 1077 Systems 9 (2004) 211-227. 1078
- J. Lach, W. H. Mangione-Smith, M. Potkonjak, Fingerprint-[64] 1079 ing digital circuits on programmable hardware, in: Information 1080 Hiding Workshop, 1998, pp. 16-31. 1081
- [65] 1082 J. Lach, W. H. Mangione-Smith, M. Potkonjak, Fpga fingerprinting techniques for protecting intellectual property, in: 1083 Custom Integrated Circuits Conference, 1998, pp. 299-302. 1084
- [66] J. Lach, W. H. Mangione-Smith, M. Potkonjak, Signature hid-1085 ing techniques for fpga intellectual property protection, in: 1086 Proc. IEEE Intl. Conf. Computer-Aided Design, 1998, pp. 1087 186 - 1891088
- [67] G. Qu, M. Potkonjak, Analysis of watermarking techniques for 1089 graph coloring problem, in: Proc. IEEE Intl. Conf. Computer-1090 Aided Design, 1998, pp. 190-193. 1091
- [68] G. Qu, M. Potkonjak, Intellectual property protection in VLSI 1092 designs: theory and practice, Springer Science & Business Me-1093 dia, 2003. 1094
- [69] G. Qu, Publicly detectable watermarking for intellectual prop-1095 erty authentication in vlsi design, IEEE Trans. Computer-1096 Aided Design 21(11) (2002) 1363–1368. 1097
- [70] A. E. Caldwell, H.-J. Choi, A. B. Kahng, S. Mantik, 1098 M. Potkonjak, G. Qu, J. L. Wong, Effective iterative techniques 1099 for fingerprinting design ip, IEEE Trans. Computer-Aided De-1100 sign 23(2) (2004) 208-215. 1101
- [71] I. Torunoglu, E. Charbon, Watermarking-based copyright pro-1102 tection of sequential functions, IEEE J. Solid State Circuits 1103 35(3) (2000) 434-440. 1104
- G. Qu, M. Potkonjak, Fingerprinting intellectual property us-[72] 1105 ing constraint-addition, in: Design Automation Conference, 1106 20001107
- [73] C. Dunbar, G. Qu, A practical circuit fingerprinting method uti-1108 lizing observability dont care conditions, in: Proc. ACM/IEEE 1109 Design Automation Conf., 2015, pp. 113-118.
- 1110 C. Dunbar, G. Qu, Satisfiability don't care condition based cir-1111 [74] cuit fingerprinting techniques, in: Proc. Asian and South Pa-1112
- cific Design Automation Conference, 2015. 1113
- [75] F. Koushanfar, Hardware metering: A survey, in: M. Tehra-1114

nipoor, C. Wang (Eds.), Introduction to Hardware Security and Trust, Springer New York, 2012, pp. 103-122.

[76] K. Lofstrom, W. R. Daasch, D. Taylor, IC identification cir-1117 cuit using device mismatch, in: Proc. IEEE Solid State Circuits Conference, 2000, pp. 372–373.

1115

1116

1118

1119

1121

1122

1123

1125

1126

1135

1137

1138

1140

1142

1143

1144

1146

1147

1149

1150

1151

1152

1153

1154

1157

1158

1168

1169

1170

1171

1172

1173

1174

1176

1177

1178

1179

- [77] U. Rührmair, S. Devadas, F. Koushanfar, Security based 1120 on physical unclonability and disorder, in: M. Tehranipoor, C. Wang (Eds.), Introduction to Hardware Security and Trust, Springer New York, 2012, pp. 65-102.
- [78] C. Böhm, M. Hofer, Physical Unclonable Functions in The-1124 ory and Practice, 1st Edition, Springer International Publishing, 2014.
- [79] U. Rührmair, M. van Dijk, PUFs in security protocols: Attack 1127 models and security evaluations, in: IEEE Symposium on Se-1128 curity and Privacy, 2013, pp. 286-300. 1129
- [80] M. Bhargava, Reliable, secure, efficient physical unclonable 1130 functions, Ph.D. thesis, Carnegie Mellon University (2013). 1131
- McFarland, Formal verification of sequential hardware, IEEE [81] 1132 1133 Trans. Computer-Aided Design 12(5) (1993) 633-654
- R. E. Bryant, Graph-based algorithms for boolean function ma-1134 [82] nipulation, IEEE Trans. Computers C-35(8) (1986) 677 - 691.
- [83] K. L. McMillan, Symbolic model checking: An approach to 1136 the state explosion problem, Ph.D. thesis, Carnegie Mellon University (1992).
- [84] H. Community, HOL interactive theorem prover. 1139 https://hol-theorem-prover.org/
- INRIA, The coq proof assistant, http://coq.inria.fr/ [85] 1141 (2010).
 - SRL PVS specification and verification [86] system. http://pvs.csi.sri.com/ (2014).
- [87] G. Gonthier, Formal proof - the four-color theorem, Notices 1145 of the American Mathematical Society 55(11) (2008) 1382 -1392.
- G. C. Necula, Proof-carrying code, in: POPL '97: Proceedings [88] 1148 of the 24th ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, 1997, pp. 106-119.
 - [89] S. Drzevitzky, U. Kastens, M. Platzner, Proof-carrying hardware: Towards runtime verification of reconfigurable modules, in: International Conference on Reconfigurable Computing and FPGAs, 2009, pp. 189-194.
- [90] S. Drzevitzky, Proof-carrying hardware: Runtime formal ver-1155 ification for secure dynamic reconfiguration, in: Field Pro-1156 grammable Logic and Applications (FPL), 2010 International Conference on, 2010, pp. 255-258.
- [91] E. Love, Y. Jin, Y. Makris, Enhancing security via prov-1159 ably trustworthy hardware intellectual property, in: Hardware-1160 Oriented Security and Trust (HOST), 2011 IEEE International 1161 Symposium on, 2011, pp. 12–17. 1162
- [92] E. Love, Y. Jin, Y. Makris, Proof-carrying hardware intel-1163 lectual property: A pathway to trusted module acquisition, 1164 1165 IEEE Transactions on Information Forensics and Security 7 (1) (2012) 25-40. 1166
- Y. Shiyanovskii, F. Wolff, C. Papachristou, D. Weyer, W. Clay, 1167 [93] Exploiting semiconductor properties for hardware trojans, ePrint arXiv:0906.3834 (2009).

URL http://arxiv.org/pdf/0906.3834

- [94] M. Hicks, M. Finnicum, S. T. King, M. M. K. Martin, J. M. Smith, Overcoming an untrusted computing base: Detecting and removing malicious hardware automatically, in: Proc. of IEEE Symposium on Security and Privacy, 2010, pp. 159-172.
- [95] C. Sturton, M. Hicks, D. Wagner, S. T. King, Defeating uci: 1175 Building stealthy and malicious hardware, in: Proc. of IEEE Symposium on Security and Privacy, 2011, pp. 64-77.
 - [96] M. Banga, M. Hsiao, Trusted RTL: Trojan detection methodology in pre-silicon designs, in: IEEE International Symposium

- on Hardware-Oriented Security and Trust (HOST), 2010, pp. 1180 56 - 59118
- [97] R. S. Chakraborty, F. G. Wolf, S. Paul, C. A. Papachristou, 1182 S. Bhunia, MERO: A statistical approach for hardware trojan 1183 1184 detection, in: Proc. Cryptographic Hardware and Embedded Systems, 2009, pp. 396-410. 1185
- [98] X. Zhang, M. Tehranipoor, Case study: Detecting hardware 1186 trojans in third-party digital ip cores, in: Hardware-Oriented 1187 1188 Security and Trust (HOST), 2011 IEEE International Symposium on, 2011, pp. 67-70. 1189
- R. S. Chakraborty, S. Narasimhan, S. Bhunia, Hardware tro-1190 [99] 1191 jans: Threats and emerging solutions, in: IEEE Intl. High Level Design Validation and Test Workshop, 2009, pp. 166 - 171. 1192
- 1193 [100] Y. Jin, N. Kupp, Y. Makris, Experience in hardware Trojan de-
- sign and implementation, in: Proc. IEEE International Work-1194 shop on Hardware-Oriented Security and Trust, 2009, pp. 50-1195 57 1196
- 1197 [101] A. Waksman, S. Sethumadhavan, Silencing hardware back-1198 doors, in: Proc. IEEE Symp. on Security and Privacy, 2011, pp. 49-63 1199
- 1200 [102] L. Lin, M. Kasper, T. Güneysu, C. Paar, W. Burleson, Troian side-channels: Lightweight hardware Trojans through side-1201 channel engineering, in: Proc. Cryptographic Hardware and 1202 Embedded Systems, 2009, pp. 382-395. 1203
- 1204 [103] F. A. P. Petitcolas, R. J. Anderson, M. G. Kuhn, Information 1205 hiding: A survey 87(7) 1062-1078.
- Y. Jin, Y. Makris, Hardware Trojan detection using path de-1206 [104] lay fingerprint, in: Proc. IEEE International Workshop on 1207 Hardware-Oriented Security and Trust, 2008, pp. 51-57. 1208
- 1209 [105] R. Rad, J. Plusquellic, M. Tehranipoor, Sensitivity analysis to hardware trojans using power supply transient signals, 2008, 1210 pp. 3-7. 1211
- 1212 [106] D. Agrawal, S. Baktir, D. Karakoyunlu, P. Rohatgi, B. Sunar, 1213 Trojan detection using IC fingerprinting, in: Proc. IEEE Symposium on Security and Privacy, 2007, pp. 296-310. 1214
- 1215 [107] D. Du, S. Narasimhan, R. S. Chakraborty, S. Bhunia, Selfreferencing: a scalable side-channel approach for hardware 1216 trojan detection, in: Proc. Cryptographic Hardware and Em-1217 bedded Systems, 2010. 1218
- 1219 [108] M. Potkonjak, A. Nahapetian, M. Nelson, T. Massey, Hardware trojan horse detection using gate-level characterization, 1220 in: Proc. ACM/IEEE Design Automation Conf., 2009, pp. 1221 688-693 1222
- M. Tehranipoor, H. Salmani, X. Zhang, Integrated Circuit Au-1223 [109] thentication: Hardware Trojans and Counterfeit Detection, 1st 1224 Edition, Springer International Publishing, 2014. 1225
- 101 X. Zhang, On-chip structures and techniques to improve the 1226 security, trustworthiness and reliability of integrated circuits, 1227 Ph.D. thesis, University of Connecticut (2013). 1228
- K. Xiao, M. Tehranipoor, Bisa: Built-in self-authentication for 1229 [111] 1230 preventing hardware trojan insertion, 2013.
- 1231 [112] M. Göessel, V. Ocheretny, E. Sogomonyan, D. Marienfeld, 1232 New Methods of Concurrent Checking, Springer, 2008.
- S. Mukherjee, Architecture Design for Soft Errors, Morgan 1233 [113] Kaufmann Publishers, 2008. 1234
- D. Lu, Watchdog processors and structural integrity checking, 1235 [114] IEEE Trans. Computers 31(7) (1982) 681-685 1236
- M. Namjoo, Techniques for concurrent testing of vlsi processor 1237 [115] operation, in: Proc. IEEE Intl. Test Conf., 1982, pp. 461-468. 1238
- 1239 [116] J. P. Shen, M. A. Schuette, On-line self-monitoring using sig-
- natured instruction streams, in: Proc. IEEE Intl. Test Conf., 1240 1983, pp. 275-282. 1241
- 1242 [117] S. F. Daniels, A concurrent test technique for standard microprocessors, in: Dig. Papers Compcon Spring 83, 1983, pp. 1243 389-394. 1244

- 1245 [118] M. Namjoo, E. J. McCluskey, Watchdog processors and capability checking, in: Dig. Papers 12th Annu. Int. Symp. Fault 1246 Tolerant Comput., FTCS-12, 1982, pp. 245-248. 1247
- A. Mahmood, E. J. McCluskey, Concurrent error detection us-1248 [119] 1249 ing watchdog processors - a survey, IEEE Trans. Computers 37(2) (1988) 160-174. 1250
- P. P. Shirvani, E. J. McCluskey, Fault-tolerant systems in a 1251 [120] space environment: The CRC ARGOS project, in: CRC Tech-1252 1253 nical Report No. 98-2 (CSL TR No. 98-774), 1998.
- T. M. Austin, Diva: A reliable substrate for deep submicron 1254 [121] microarchitecture design, in: Proc. Annu. Intl. Symp. on Mi-1255 croarchitecture (MICRO), 1999, pp. 196-207. 1256
- 1257 [122] D. Bernick, B. Bruckert, P. D. Vigna, D. Garcia, R. Jardine, J. Klecka, J. Smullen, NonStop advanced architecture, in: 1258 Proc. Intl. Conf. on Dependable Systems and Networks(DSN), 1259 1260 2005, pp. 12–21
- M. A. Gomaa, C. Scarbrough, T. N. Vijaykumar, I. Pomeranz, 1261 [123] Transient fault-recovery for chip multiprocessors, in: Proc. In-1262 1263 ternational Symposium on Computer Architecture, 2003, pp. 98-109 1264
- 1265 [124] E. Rotenberg, Ar-smt: A microarchitectural approach to fault tolerance in microprocessors, in: Annu. Fault-Tolerant Com-1266 puting Systems (FTCS), 1999, p. 84. 1267
- 1268 [125] T. N. Vijaykumar, I. Pomeranz, K. Cheng, Transient fault recovery using simultaneous multithreading, in: Proc. Interna-1269 1270 tional Symposium on Computer Architecture, 2002.
- T. J. Slegel, R. M. Averill, M. A. Check, B. C. Giamei, B. W. 1271 [126] Krumm, C. A. Krygowski, W. H. Li, J. S. Liptay, J. D. Mac-1272 Dougall, T. J. McPherson, J. A. Navaroo, E. M. Schwarz, 1273 1274 K. Shum, C. F. Web, IBM's S/390 G5 microprocessor design, IEEE Micro (1999) 12-23. 1275
- 1276 [127] L. Spainhower, T. A. Gregg, IBM S/390 parallel enterprise 1277 server G5 fault tolerance: A historical perspective, IBM Journal of Research and Development 43(5/6) (1999) 863-873. 1278
- 281 C. Webb, z6 - the next-generation mainframe microprocessor 1279 (2007)1280
- URL http://speleotrove.com/decimal/ 1281
- IBM-z6-mainframe-microprocessor-Webb.pdf 1282
- 1283 [129] A. Waksman, S. Sethumadhavan, Tamper evident microproces-1284 sors, in: Proc. IEEE Symp. on Security and Privacy, 2010, pp. 1 - 161285
- 1286 [130] M. Abramovici, P. Bradley, Integrated circuit security - new threats and solutions, in: Proc. of the 5th Annual Workshop on 1287 Cyber Security and Information Intelligence Research: Cyber 1288 Security and Information Intelligence Challenges and Strate-1289 gies. 2009. 1290
- S. Mitra, H.-S. P. Wong, S. Wong, The Trojan-proof chip, IEEE 1291 [131] Spectrum 2 (2015) 46 – 51. 1292
- M. L. Bushnell, V. D. Agrawal, Essentials of Electronic Test-1293 [132] ing For Digital, Memory, And Mixed-Signal VLSI Circuits, 1294 1295 Norwell, MA: Kluwer, 2000.
- Y. Ishai, A. Sahai, D. Wagner, Private circuits: Securing hard-1296 [133] 1297 ware against probing attacks, in: Proc. International Conference on Cryptography, 2003, pp. 463-481. 1298
- Y. Ishai, M. Prabhakaran, A. Sahai, D. Wagner, Private cir-1299 341 cuits ii: Keeping secrets in tamperable circuits, in: Advances 1300 1301 in Cryptology - EUROCRYPT 2006, 25th Annual International Conference on the Theory and Applications of Cryptographic 1302 Techniques, Vol. 4004 of Lecture Notes in Computer Science, 1303 Springer, 2006, pp. 308-327. 1304
 - URL http://www.iacr.org/cryptodb/archive/2006/ EUROCRYPT/2508/2508.pdf
- 1307 [135] C. Gentry, A fully homomorphic encryption scheme, Ph.D. thesis, Stanford University (2009) 1308 1309
 - URL http://crypto.stanford.edu/craig/

1305

- 1310 [136] C. Orlandi, Is multiparty computatoin any good in practice?,1311 in: ICASSP, 2011.
- 1312 [137] J. Saia, M. Zamani, Recent results in scalable multi-party com-
- 1313 putation, in: G. Italiano, T. Margaria-Steffen, J. Pokorny, J.-
- J. Quisquater, R. Wattenhofer (Eds.), SOFSEM 2015: Theory
 and Practice of Computer Science, Vol. 8939 of Lecture Notes
- in Computer Science, Springer Berlin Heidelberg, 2015, pp.
- 1317 24-44.