Profiles
Research Units
Publications
Sign Up
Faculty Login
X
Articles
Optimized median filter implementation on FPGA including soft processor
SS Tavse
,
Parul Madhuraj Jadhav
,
MR Ingle
Published in Citeseer
2012
Volume: 2
Issue: 8
Pages: 236 - 239
Request full-text
Cite
Content may be subject to copyright.
Journal Details
Authors (1)
About the journal
Journal
International Journal of Emerging Technology and Advanced Engineering
Publisher
Citeseer
Authors (1)
Parul Madhuraj Jadhav
School of Electronics & Communication Engineering
Engineering and Technology
Recent publications
Efficient Rate Control Scheme using Modified Inter- Layer Dependency for Spatial Scalability
Sentiment Analysis using Convolution Neural Network
Suspicious object detection in surveillance videos for security applications
Inverse Kinematics Solution for a Robotic Arm Through Geometric and Iterative Fusion Based Modelling
Get all the updates for this publication
Follow